TY  - BOOK
AU  - "SAKTI KUMAR S P, VIGNESH R,AND VIJAY CORNELIUS J"
AU  - VELMATHI  G
TI  - VERILOG DESIGN AND SYNTHESIS OF 64-BIT RISC PROCESSOR FOR IMPLEMENTATION  OVER AN FPGA
U1  - 621.392 
ER  -