DESIGN OF DIGITAL PHASE-LOOP USING VHDL - "KARTHIK J, VISWANATHAN S & BRINDHA R"; N. PANDIARAJAN EEE 64
NULL
HARD
UG
Keywords: NULL