<![CDATA[SSN Central Library Search for 'au:"VENKATAVARA PRASAD"']]>

<![CDATA[SSN Central Library Search for 'au:"VENKATAVARA PRASAD"']]> /cgi-bin/koha/opac-search.pl?q=ccl=au%3A%22VENKATAVARA%20PRASAD%22&sort_by=relevance&format=rss 13 0 50 COMPUTER ARCHITECTURE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=15721 By VENKATAVARA PRASAD AND ETC.
CHARULATHA .
7.56

]]> Place hold on COMPUTER ARCHITECTURE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=15721 COMPUTER ARCHITECTURE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=15722 By VENKATAVARA PRASAD AND ETC.
CHARULATHA .
7.56

]]> Place hold on COMPUTER ARCHITECTURE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=15722 COMPUTER ARCHITECTURE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=15723 By VENKATAVARA PRASAD AND ETC.
CHARULATHA .
7.56

]]> Place hold on COMPUTER ARCHITECTURE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=15723 COMPUTER ARCHITECTURE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=15725 By VENKATAVARA PRASAD AND ETC.
CHARULATHA .
7.56

]]> Place hold on COMPUTER ARCHITECTURE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=15725 COMPUTER ARCHITECTURE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=15726 By VENKATAVARA PRASAD AND ETC.
CHARULATHA .
7.56

]]> Place hold on COMPUTER ARCHITECTURE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=15726 ROUTING IN AD HOC NETWORKS ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=61738 By VEERA PATEL K.

]]> Place hold on ROUTING IN AD HOC NETWORKS

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=61738 SYSTEM LEVEL INTERCONNECT WIDTH PREDICATION FOR FASTER OPTIMAL ROUTING ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=62015 By IYER POORNIMA SUBRAMANIAN.

]]> Place hold on SYSTEM LEVEL INTERCONNECT WIDTH PREDICATION FOR FASTER OPTIMAL ROUTING

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=62015 CHIP AREA MINIMIZATION USING INTERCONNECT AREA PREDICTION AND SIMULATED ANNEALING AND SUBSEQUENT POWER PREDICTION ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=62041 By "PREETHI K ., LOGANAYAKI D AND PREETHA C".

]]> Place hold on CHIP AREA MINIMIZATION USING INTERCONNECT AREA PREDICTION AND SIMULATED ANNEALING AND SUBSEQUENT POWER PREDICTION

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=62041 SCALABLE AND EFFICIENT END-TO-END NETWORK TOPOLOGY INFERENCE ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=62058 By "DINESH KUMAR S, GOKUL N M AND HARISH T".

]]> Place hold on SCALABLE AND EFFICIENT END-TO-END NETWORK TOPOLOGY INFERENCE

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=62058 PORTING SCTP STREAM CONTROL TRANSMISSION PROTOCOL TO eCos EMBEDDED CONFIGURABLE OS ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=62169 By RAGHAVENDAR M.

]]> Place hold on PORTING SCTP STREAM CONTROL TRANSMISSION PROTOCOL TO eCos EMBEDDED CONFIGURABLE OS

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=62169 DELAY AND POWER OPTIMIZATION IN NONLINEAR VLSI INTERCONNECT BY SCHMIT TRIGGER ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=63444 By JAYANTHI M.

]]> Place hold on DELAY AND POWER OPTIMIZATION IN NONLINEAR VLSI INTERCONNECT BY SCHMIT TRIGGER

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=63444 RECONFIGURABLE ARCHITECTURE FOR MINIMIZING THE NETWORK DELAYS IN MULTICORE SYSTEMS ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=63694 By MADDINENI DEEPTHI.

]]> Place hold on RECONFIGURABLE ARCHITECTURE FOR MINIMIZING THE NETWORK DELAYS IN MULTICORE SYSTEMS

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=63694 OPTIMIZING BGP PERFORMANCE AND A NOVEL ROUTING TABLE STRUCTURE FOR FAST ROUTING ACCESS ON MULTICORES ISBN: /cgi-bin/koha/opac-detail.pl?biblionumber=63915 By SIVARANJANI A.

]]> Place hold on OPTIMIZING BGP PERFORMANCE AND A NOVEL ROUTING TABLE STRUCTURE FOR FAST ROUTING ACCESS ON MULTICORES

]]> /cgi-bin/koha/opac-detail.pl?biblionumber=63915