Normal view MARC view ISBD view

INTEGRATED SYSTEM LEVEL MODELING OF NETWORK ON CHIP ENABLED MULTIPROCESSOR PLATFORMS

KOGEL AND ETC

INTEGRATED SYSTEM LEVEL MODELING OF NETWORK ON CHIP ENABLED MULTIPROCESSOR PLATFORMS - 1 - SPRINGER 2006 - 199 25 Paper

ISBN: 1402048254

Dewey Class. No.: 004.16 KOG

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)