Normal view MARC view ISBD view

INTRODUCTORY VHDL: FROM SIMULATION TO SYNTHESIS

SUDHAKAR YALAMANCHILI

INTRODUCTORY VHDL: FROM SIMULATION TO SYNTHESIS - 1 - PEARSON 2009 - 401 25 Paper

401

Paper Pack

ISBN: 9788131706336

Dewey Class. No.: 621.392 SUD

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)