Normal view MARC view ISBD view

CHIP DESIGN FOR SUBMICRON VLSI: CMOS LAYOUT AND SIMULATION

UYEMURA

CHIP DESIGN FOR SUBMICRON VLSI: CMOS LAYOUT AND SIMULATION - 1 - CENGAGE LEARNING 2013 - 411 25 Compact Disc

Paper Pack

ISBN: 9788131501955

Dewey Class. No.: 621.395 UYE

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)