Image from Google Jackets

Normal view MARC view ISBD view

AN AUTOBIOGRAPHY OR THE STORY OF MY EXPERIMENTS WITH TRUTH

By:

GANDHI

Material type:

TextLanguage: English Publication details: NAVAJIVAN 2005Edition: 1Description: 464ISBN:

817229008X

Subject(s):

DDC classification:

954.035 GAN

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Notes	Barcode
Text Book	Central Library - SSNCE	954.035 GAN (Browse shelf(Opens below))	Available	GENERAL	89494

Total holds: 0

DONATION

There are no comments on this title.

to post a comment.

Previous

Back to results

Next

1
2
3
4
5
6
7
8
9
10
11
12
13

1 COMPUTER ARCHITECTURE
by VENKATAVARA PRASAD AND ETC
2 COMPUTER ARCHITECTURE
by VENKATAVARA PRASAD AND ETC
3 COMPUTER ARCHITECTURE
by VENKATAVARA PRASAD AND ETC
4 COMPUTER ARCHITECTURE
by VENKATAVARA PRASAD AND ETC
5 COMPUTER ARCHITECTURE
by VENKATAVARA PRASAD AND ETC
6 ROUTING IN AD HOC NETWORKS
by VEERA PATEL K
7 SYSTEM LEVEL INTERCONNECT WIDTH PREDICATION FOR FASTER OPTIMAL ROUTING
by IYER POORNIMA SUBRAMANIAN
8 CHIP AREA MINIMIZATION USING INTERCONNECT AREA PREDICTION AND SIMULATED ANNEALING AND SUBSEQUENT POWER PREDICTION
by "PREETHI K ., LOGANAYAKI D AND PREETHA C"
9 SCALABLE AND EFFICIENT END-TO-END NETWORK TOPOLOGY INFERENCE
by "DINESH KUMAR S, GOKUL N M AND HARISH T"
10 PORTING SCTP STREAM CONTROL TRANSMISSION PROTOCOL TO eCos EMBEDDED CONFIGURABLE OS
by RAGHAVENDAR M
11 DELAY AND POWER OPTIMIZATION IN NONLINEAR VLSI INTERCONNECT BY SCHMIT TRIGGER
by JAYANTHI M
12 RECONFIGURABLE ARCHITECTURE FOR MINIMIZING THE NETWORK DELAYS IN MULTICORE SYSTEMS
by MADDINENI DEEPTHI
13 OPTIMIZING BGP PERFORMANCE AND A NOVEL ROUTING TABLE STRUCTURE FOR FAST ROUTING ACCESS ON MULTICORES
by SIVARANJANI A

Close

Visitor CountersVisitor Counters

Last Update: 01.07.2026