VLSI TEST PRINCIPLES AND ARCHITECTURES

By:

Material type:

TextLanguage: English Publication details: ELSEVIER 2006Description: 777 25 PaperISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Notes	Barcode
Books	Central Library - SSNCE	621.395 WAN (Browse shelf(Opens below))	Available	ECE	26502

Total holds: 0

Browsing Central Library - SSNCE shelves Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.395 VIN ANALOG AND MIXED MODE VLSI DESIGN	621.395 VIN ANALOG AND MIXED MODE VLSI DESIGN	621.395 VIN ANALOG AND MIXED MODE VLSI DESIGN	621.395 WAN VLSI TEST PRINCIPLES AND ARCHITECTURES	621.395 WAN SYSTEM ON CHIP TEXT ARCHITECTURES : NANOMETER DESIGN FOR TESTABILITY	621.395 WAN VLSI TEST PRINCIPLES AND ARCHITECTURES : DESIGN FOR TESTABILITY	621.395 WAN VLSI TEST PRINCIPLES AND ARCHITECTURES : DESIGN FOR TESTABILITY	Next

ALLIED 05-02-2007 Supplier

Hard Binding

Under Graduate

There are no comments on this title.

to post a comment.