LOW POWER METHODOLOGY MANUAL FOR SYSTEM ON CHIP DESIGN

By:

Material type:

TextLanguage: English Publication details: SPRINGER 2007Description: 300 25 PaperISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Notes	Barcode
Books	Central Library - SSNCE	621.395 KEA (Browse shelf(Opens below))	Available	ECE	29782

Total holds: 0

Browsing Central Library - SSNCE shelves Close shelf browser (Hides shelf browser)

Previous				No cover image available	No cover image available			Next
Previous	621.395 KAU LOW POWER CMOS VLSI CIRCUIT DESIGN	621.395 KAU LOW POWER CMOS VLSI CIRCUIT DESIGN	621.395 KAW NANO-OPTICS	621.395 KEA LOW POWER METHODOLOGY MANUAL FOR SYSTEM ON CHIP DESIGN	621.395 KIA "CMOS / BICMOS ULSI LOW VOLTAGE , LOW POWER"	621.395 KIA CMOS BICMOS ULSI : LOW VOLTAGE LOW POWER	621.395 KIR INTRODUCTION TO VLSI DESIGN	Next

ALLIED PUBLISHERS 28-02-2008 Supplier

There are no comments on this title.

to post a comment.