DIGITAL LOGIC DESIGN : USING VERILOG STATE MACHINES AND SYNTHESIS FOR FPGAs

By:

Material type:

TextLanguage: English Publication details: CENGAGE LEARNING 2003Edition: 1Description: 324 25 PaperISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Notes	Barcode
Books	Central Library - SSNCE	621.392 LEE (Browse shelf(Opens below))	Available	EEE	47897

Total holds: 0

Browsing Central Library - SSNCE shelves Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.392 LEE VHDL CODING AND LOGIC SYNTHESIS WITH SYNOPSYS	621.392 LEE DIGITAL LOGIC DESIGN : USING VERILOG STATE MACHINES AND SYNTHESIS FOR FPGAs	621.392 LEE DIGITAL LOGIC DESIGN : USING VERILOG STATE MACHINES AND SYNTHESIS FOR FPGAs	621.392 LEE DIGITAL LOGIC DESIGN : USING VERILOG STATE MACHINES AND SYNTHESIS FOR FPGAs	621.392 LIM VHDL : A DESIGN ORIENTED APPROACH	621.392 LIM VHDL : A DESIGN ORIENTED APPROACH	621.392 LIM VHDL : A DESIGN ORIENTED APPROACH	Next

NATIONAL BOOK TRADERS 12-03-2012 Supplier

Paper Pack

Under Graduate

There are no comments on this title.

to post a comment.