LOGICAL EFFORT DESIGN FAST CMOS CIRCUITS
Material type:
TextLanguage: English Publication details: MORGAN KAUFMANN 2010Description: 239 25 PaperISBN: - 9781558605572
- 621.395 SUT
| Item type | Current library | Call number | Status | Notes | Barcode | |
|---|---|---|---|---|---|---|
Books
|
Central Library - SSNCE | 621.395 SUT (Browse shelf(Opens below)) | Available | ECE | 54957 |
Browsing Central Library - SSNCE shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | |||||||
| 621.395 SOU DESIGNING CMOS CIRCUITS FOR LOW POWER | 621.395 SOU DESIGNING CMOS CIRCUITS FOR LOW POWER | 621.395 SRI LOGIC SYNTHESIS | 621.395 SUT LOGICAL EFFORT DESIGN FAST CMOS CIRCUITS | 621.395 SZE VLSI TECHNOLOGY | 621.395 SZE VLSI TECHNOLOGY | 621.395 SZE VLSI TECHNOLOGY |
ALLIED PUBLISHERS 17-06-2013 Supplier
Paper Pack
Under Graduate
There are no comments on this title.