Image from Google Jackets

CHIP DESIGN FOR SUBMICRON VLSI : CMOS LAYOUT AND SIMULATION

By: Material type: TextLanguage: English Publication details: CENGAGE 2013Edition: 1Description: 411 25 CD/DVDISBN:
  • 9788131501955
Subject(s):
DDC classification:
  • 621.395 UYE
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Barcode
Books Central Library - SSNCE 621.395 UYE (Browse shelf(Opens below)) Available ECE 69980
Books Central Library - SSNCE 621.395 UYE (Browse shelf(Opens below)) Available ECE 69981
Books Central Library - SSNCE 621.395 UYE (Browse shelf(Opens below)) Available ECE 69982
Total holds: 0

TBH Supplier

Paper Pack

Under Graduate

There are no comments on this title.

to post a comment.
Visitor CountersVisitor Counters

Last Update: 01.07.2026