Normal view MARC view ISBD view

CHIP AREA MINIMIZATION USING INTERCONNECT AREA PREDICTION AND SIMULATED ANNEALING AND SUBSEQUENT POWER PREDICTION

"PREETHI K ., LOGANAYAKI D AND PREETHA C"

CHIP AREA MINIMIZATION USING INTERCONNECT AREA PREDICTION AND SIMULATED ANNEALING AND SUBSEQUENT POWER PREDICTION

SOFT

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)